

Product Features

- ♦ Hybrid cable conforms to the Small Form Factor SFF-8436 and SFF-8431
- ♦ Support for multi-gigabit data rates :1.0 Gbps 10.3125 Gbps (per channel)
- ♦ Compliant with SFP MSA and SFF-8472 with duplex LC receptacle
- ♦ Maximum aggregate data rate: 41.25 Gbps (4 x 10.3125Gbit/s)
- ♦ Hybrid cable link length up to 5m (passive limiting)
- ♦ High-Density QSFP 38-PIN and 4x SFP 20-PIN Connector
- ♦ RoHS compliant
- ♦ Power Supply :+3.3V
- ♦ Case operating temperature: Commercial: 0°C to +70°C

Applications

- \Rightarrow 40G QSFP+ to 4×10SFP+
- ♦ 10G/40Gigabit Ethernet
- ♦ InfiniBand SDR, DDR, QDR
- ♦ Switches, Routers, and HBAs
- ♦ Data Centers
- ♦ Fiber Channel

STANDARDS COMPLIANCE

QSFP+

- ♦ SFF-8436 / QDR InfiniBand / QSFP+ MSA SFP+
- ♦ SFF-8436 / QDR InfiniBand / QSFP+ MSA



FH-DP4TQSyy 40G QSFP+ to 4x10G SFP+ Direct Attach Passive Copper Cables

Ordering Information

Part Number	Number			
FH-DP4T30QS01	QSFP+ To 4X SFP+ Direct Attach Cables, 1m (30AWG),0°C ~ +70°C			
FH-DP4T30QS03	QSFP+ To 4X SFP+ Direct Attach Cables, 3m (30AWG),0°C ~ +70°C			
FH-DP4T28QS05	QSFP+ To 4X SFP+ Direct Attach Cables, 5m (28AWG),0°C ~ +70°C			

General

QSFP+ to 4x SFP+ Passive cable assemblies are high performance, cost effective for SFP+ and QSFP+ equipment interconnects. The Hybrid cables are compliant with SFF-8436 and SFF-8431 specifications. It is offer a low power consumption, short reach interconnect applications. The cable each lane is capable of transmitting data at rates up to 10Gb/s, providing an aggregated rate of 40Gb/s.

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Storage Ambient Temperature		-10		+85	°C
Operating Case Temperature	Тс	0		70	°C
Power Supply Voltage	VCC3	3.14	3.3	3.47	V
Power Dissipation	PD			0.02	W

FH-DP4TQSyy 40G QSFP+ to 4x10G SFP+ Direct Attach Passive Copper Cables

QSFP+ Pin Descriptions

Pin	Logic	Symbol	Name/Description	Notes
1		GND	Ground	
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	
7		GND	Ground	1
8	LVTTL-I	ModSelL	Module Select	
9	LVTTL-I	ResetL	Module Reset	
10		Vcc Rx	+3.3V Power Supply Receiver	2
11	LVCMOSI/O	SCL	2-wire serial interface clock	
12	LVCMOSI/O	SDA	2-wire serial interface data	
13		GND	Ground	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	
15	CML-O	Rx3n	Receiver Inverted Data Output	
16		GND	Ground	1
17	CML-O	Rx1p	Receiver Inverted Data Output	
18	CML-O	Rx1n	Receiver Non-Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL-O	IntL	Interrupt	
29		Vcc Tx	+3.3V Power supply transmitter	
30		Vcc1	+3.3V Power supply	2
31	LVTTL-I	LPMode	Low Power Mode	



FH-DP4TQSyy 40G QSFP+ to 4x10G SFP+ Direct Attach Passive Copper Cables

32		GND	Ground	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	
34	CML-I	Tx3n	Transmitter Inverted Data Input	
35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
37	CML-I	Tx1n	Transmitter Inverted Data Input	
38		GND	Ground	1

Note 1: GND is the symbol for signal and supply (power) common for the QSFP+ module. All are common within the QSFP+ module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

Note 2: Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and shall be applied concurrent-ly. Requirements defined for the host side of the Host Edge Card Connector are listed in Table 6. Recommended host board power supply filtering is shown in Figure 4. Vcc Rx Vcc1 and Vcc Tx may be internally connected with- in the QSFP+ Module module in any combination. The connector pins are each rated for a maximum current of 500 mA.

SFP+ Pin Descriptions


PIN	Logic	Symbol	Name/Description	Notes
1		VeeT	Tx ground	
2	LV-TTL-O	Tx Fault	N/A	1
3	LV-TTL-I	Tx Disable	Transmitter Disable	2
4	LV-TTL-I/O	SDA	Tow Wire Serial Data	
5	LV-TTL-I	SCL	Tow Wire Serial Clock	
6		MOD-DEF0	Module present, connect to VeeT	
7	LV-TTL-I	RS0	N/A	1
8	LV-TTL-O	LOS	LOS of Signal	2
9	LV-TTL-I	N/A	N/A	1
10		VeeR	Rx ground	
11		VeeR	Rx ground	
12	CML-O	RD-	Reciever Data Inverted	
13	CML-O	RD+	Reciever Data Non-Inverted	
14		VeeR	Rx ground	
15		VccR	Rx power supply	
16		VccT	Tx power supply	
17		VeeT	Tx ground	
18	CML-I	TD+	Transmitter Data Non-Inverted	
19	CML-I	TD-	Transmitter Data Inverted	
20		VeeT	Transmitter Ground	

^{1.} Signals not supported in SFP+ Copper pulled-down to VeeT with 30K ohms resistor

^{2.} Passive cable assemblies do not support LOS and TX_DIS



Mechanical Dimensions



For More Information

FANG HANG TECH LIMITED

Add: 908 room, Jingyuan Building, 28 Bulong Rd, Longgang District, Shenzhen China

Tel: +86-755-89584520

Fax: +86-755-89584520

sales@fanghangtech.com

www.fanghangtech.com